FPGA Qualification and Failure Rate Estimation Methodology for LHC Environments Using Benchmarks Test Circuits